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Fabrication and current-voltage characteristics of HED-TIE devices
The HED-TIE devices are fabricated by patterning submicrometre trenches on silicon wafers. The device has interdigitated electrodes for increasing the electrical channel volume and thus increasing the total device current. The device had channel length of ca. 100 nm and a width of 500 μm. The patterned trenches are initially etched using anisotropic etching followed by isotropic etching to form the cavity at the bottom of the trench. This allows for electrical isolation between the electrodes after the metallization step. The fabrication process in this case was similar to what is reported in [1] , with some modification to control the trench geometry in a better way.
The modification in the fabrication process flow will be discussed in detail in a following article. Figure S1a shows the cross-sectional scanning electron microscopic (SEM) image of a similar fabricated device, prior to the drop-coating of TIPSpentacene solution. Figure S1b shows the output characteristics of the fabricated device after dropcoating of TIPS-pentacene. It can be seen that the current amplitude increases when the device is exposed to ambient and measured after two days. As discussed in the main article, it can be due to the incorporation of water and oxygen molecules in the TIPS-pentacene film. Figure S2a shows the output characteristics of TIPS-pentacene OFET. p-Type conduction behaviour is observed, as expected. On the other hand, when the OFET device is prepared with TIPS-pentacene solution diluted in deionized water, the OFET characteristics (shown in Figure S2b ) can be observed to degrade drastically.
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Output characteristics of OFETs
The current magnitude increases on a similar scale as in the HED-TIE device, when it is exposed to ambient. 
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